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The reliability of logical operations is indispensable for the reliable operation of computational
systems. Since the down-sizing of micro-fabrication generates non-negligible noise in these systems,
a new approach for designing noise-immune gates is required. In this paper, we demonstrate that
noise-immune gates can be designed by combining Bayesian inference theory with the idea of com-
putation over a noisy signal. To reveal their practical advantages, the performance of these gates
is evaluated in comparison with a stochastic resonance-based gate proposed previously. This ap-
proach for computation is also demonstrated to be better than a conventional one that conducts
information transmission and computation separately.
PACS numbers: Valid PACS appear here
The reliability of logical operations is an indispensable
prerequisite for the operation of almost all computations.
Because of the current demand for down-sizing and low
energy consumption of computational devices, new de-
signs of logical operations with higher noise-immunity
are required. To address this problem, biological sys-
tems are regarded as good role models, because our body
and brain can conduct certain computations robustly and
stably, even though their elementary processes, i.e., in-
tracellular reactions and single-neuron spiking, consume
low amounts of energy and thereby operate stochastically
[1, 2].
Historically, biology has in fact inspired new designs
of noise immune systems. Schmitt trigger is an early ex-
ample, where the study of squid nerves directly led to
the idea to use hysteresis for noise-immunity [3]. More
recently, a new implementation of noise-immune logical
operations was proposed in which stochastic resonance
(SR) [4–6], which has been observed in neural sensory
systems to amplify signals with the aid of noise. Nonethe-
less, neither hysteresis nor SR is suffices to explain all the
noise-immune properties of biological systems.
A new possible mechanism currently in the spotlight
is an exploitation of Bayesian computation. Recent
psychological and molecular-biological studies indicated
that biological systems ubiquitously employ Bayesian
logic for computations under noise and uncertainty from
cognition-level down to molecular level [7–9]. This fact
suggests using the Bayesian logic for computation, not
only for high-level algorithms but also for low-level gate-
design.
In this paper, we demonstrate that Bayesian logic
can in fact be utilized for designing noise-immune logic
gates in combination with the idea of computation over
noisy channels presented in [10]. Bayesian logic gates are
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shown to have several advantageous properties over the
gates based on the previously proposed logical SR (LSR).
In addition, when the noise-level is sufficiently high, a
scheme that operates computation over noisy channels
(Fig. 1 (A)) can be better than a conventional one where
information transmission and computation are conducted
separately (Fig. 1 (B)). Finally, the generality and pos-
sible extensions of this approach are discussed.
Let x1(t) ∈ {0, 1} and x2(t) ∈ {0, 1} be two noise-
less logical inputs to a logic gate at time t. The logical
input x(t) = (x1(t), x2(t))
T ∈ {0, 1}2 is generally imple-
mented by a physical state such as voltage as Ui(t) =
µi(x(t)) ∈ R for i ∈ {1, 2}. If noise in the physical in-
puts U(t) := (U1(t), U2(t))T ∈ R2 is negligible, a logical
operation over x(t), e.g., AND operation x1(t)
∧
x2(t),
can be implemented by a two-state switching dynamics
in which the state flips only when both U1(t) and U2(t)
exceed certain threshold values. However, when the noise
in U(t) is sufficiently strong, such dynamics leads to er-
roneous switching driven by the noise.
The influence of noise in Ui(t) is abstractly modeled in
this work by the white Gaussian noise as
Ui(t)dt = µi(x(t))dt + σidW
i
t , i ∈ {1, 2}.
Here, W it is the one-dimensional Wiener process that rep-
resents noise with intensity σi > 0. Furthermore, we also
assume that Ui(t) depends only on xi(t) as µi(x(t)) =
µi(xi(t)). When the signal-to-noise ratio (SNR) ∆µi/σi
is not sufficiently high, where ∆µi := |µi(1)− µi(0)|, the
simple threshold-based switching fails to return the cor-
rect output of, for example, the AND operation, because
the noisy U1(t) and U2(t) can exceed the thresholds, even
though x1(t) = 1 and x2(t) = 1 do not hold. This fact
illustrates that a simple threshold-based switching does
not suffice to implement a reliable logical operation under
noise. To overcome this problem, we need a dynamical
implementation of logical operations that is more reliable
than the simple switching dynamics.
To theoretically derive such an implementation, in
this work, we reformulate the logical operation under
noise as a statistical inference of partial information.
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FIG. 1: Schematic diagram of Bayesian logic gate (A)
and the conventional noiseless computation after information
transmission (B). (C) Sample paths of the noisy inputs U1(t)
and U2(t)(blue curves), and the output z1(t) of the Bayesian
NOR gates and the output y(t) of the OR/NOR gate by the
LSR. The time intervals within which the gate outputs should
be 1 are represented by the filled yellow regions. The pa-
rameters are µ = 1, σ0 = σ
∗
0 = 0.75, ron = roff = 1/1000,
y∗l = −0.5, y∗u = 1.3, α = 1.8, and β = 3.
In the conventional statistical inference and logic oper-
ations, we infer all hidden states of x(t) from U(t) as
z(t) = (z1(t), z2(t)), where z(t) is the inferred version
of x(t). After inference of transmitted information, the
functions of x(t) are calculated with z(t) under noise-
less conditions (Fig. 1 (B)). However, the approach here
significantly differs from the usual statistical inference in
that the main purpose is the inference of partial informa-
tion of x(t), i.e., a function of x(t), rather than the entire
information of x(t), because a logical operation consti-
tutes a reduction of the information on x(t) that U(t)
posseses. This property enables us to conduct the neces-
sary computation over noisy signal U(t) before inference,
as shown in Fig. 1 (A). For example, I(t) = U1(t)+U2(t)
conveys sufficient information to obtain AND, NAND,
OR, NOR, and XOR operations. This operation over
noisy U substantially reduces the complexity of opera-
tions after inference to calculate the desired output of
a gate from the inferred states of x(t). Therefore, the
concept of computation over noisy signals (channels) is
suitable for implementing a reliable circuit by combining
unreliable and reliable components effectively, and may
also be relevant for biological systems.
To demonstrate this idea, in this paper, we consider
only I(t) = U1(t)+U2(t) as computation over noisy U(t),
although this approach is applicable for more general sit-
uations. From the definition of Ui(t) and the properties
of the Wiener process, I(t) can be simplified as I(t)dt =
ν(xt)dt + σ0dWt, where ν(x(t)) = µ1(x1(t)) +µ2(x2(t)).
The noise intensity σ0 depends on the physical imple-
mentation of the gate. For the worst case, where U1 and
U2 add up just before the inference computation, noise
both in U1 and U2 contribute to σ0 as σ
2
0 = σ
2
1 + σ
2
2 .
In contrast, for the best case, the noise of the single
channel that transmits I(t) contributes to the noise as
σ20 = σ
′2
0. In order to account for these two extreme sit-
uations, we introduce a parameter q ∈ [0, 1] such that
σ20 = q(σ
2
1 + σ
2
2) + (1− q)σ′20 and, for simplicity, assume
that σ1 = σ2 = σ
′
0 = σ to obtain σ
2
0 = (1 + q)σ
2. In
addition, we also assume that µ1(x) = µ2(x) = µ(x)
because of the symmetry of logic gates with respect to
the exchange of two inputs. Thus, for sufficiently small
∆t > 0 and fixed x(t), the probability distribution for
I(t) can be represented as PN (I(t); ν(x(t)), σ20/
√
∆t),
where PN (I; ν, σ2) is the normal distribution, the mean
and variances of which are ν and σ2, respectively. Be-
cause of its definition, ν(xt) is 2µ(1), µ(1) + µ(0), or
2µ(0). Thus, I(t) can discriminate three of the four pos-
sible states of xt. We designate the three states denoted
by χi as χ1 = (0, 0), χ2 = (0, 1) or (1, 0), and χ3 = (1, 1).
Furthermore, without losing generality, we assume that
µ(1) = µ/2 and µ(0) = −µ/2. Now, the inference of
x(t) from the noisy input I(t) is reduced to the problem
of determining know whether xt is in any of χi. If we
infer whether x(t) is in χ3 or not, then the inference is
equivalent to the AND operation, because x(t) = χ3 only
when x(t) = (1, 1). Similarly, we can construct NOR and
XOR.
The statistically optimal inference of xt is derived by
using the sequential Bayesian inference as in [8]. Let
zi(t) := Pt(x(t) = χi|I(0 : t)) be the posterior probabil-
ity that x(t) = χi given the history of I(t
′) from time
t′ = 0 to t′ = t. By following the formula of Bayesian
inference[11], we have
zi(t
′) ∝ PN
(
I(t′); ν(χi),
σ20√
∆t
)∑
j
PT (t′, χi|t, χj)zj(t)
where t′ = t + ∆t, and PT (t′, xi|t, xj) is the transition
probability that x(t′) becomes χi when x(t) = χj . Then,
we have
zi(t
′)
zj(t′)
=
PN (I(t′); ν(χi), σ
2
0√
∆t
)
PN (I(t′); ν(χj),
σ20√
∆t
)
∑
k PT (t′, χi|t, χk)zk(t)∑
k PT (t′, χj |t, χk)zk(t)
.
For simplicity, we assume that PT (t′, χi|t, χj) is time-
homogeneous and can be represented for sufficiently
small ∆t by PT (t′, χi|t, χj) = ∆t × ri|j for i 6= j and
PT (t′, χi|t, χi) = 1−∆t× ri|i where ri|j is the instanta-
neous transition rate from χj to χi and ri|i =
∑
k 6=i rk|i
holds. If the dynamics of both x1(t) and x2(t) follow a
two-state Markov process whose transition rate from 0 to
1 and 1 to 0 are ron and roff , respectively, then we have
R := (ri|j) =
−2ron roff 02ron −ron − roff 2roff
0 ron −2roff
 .
3By taking the limit as ∆t→ 0, we obtain a three dimen-
sional equations with quadratic nonlinearity as
d
dt
(
log
zi(t)
zj(t)
)
= Bi,j(I(t)) + [Rz(t)]i
zi(t)
− [Rz(t)]j
zj(t)
,
where z(t) = (z1(t), z2(t), z3(t))
T and
B(I(t)) = µ
σ20
I(t)
0 −1 −21 0 −1
2 1 0
+ µ
2
0 −1 01 0 1
0 −1 0
 ,
Finally, by solving the above equation with respect to
z(t), we have
dz(t)
dt
◦
= diag(z(t))B(I(t))z(t) +Rz(t), (1)
where
◦
= indicates that the integrals with respect to dWt
are interpreted as Stratonovich integrals [12]( see supple-
mentary material for the detailed derivation). The three
outputs, z1(t), z2(t), and z3(t), correspond to Bayesian
NOR, XOR and AND gates, respectively, and therefore,
this system can simultaneously compute these opera-
tions. By an appropriate transformation of variables, we
can also implement OR, NOR, and NAND operations.
Equation (1) contains σ0 and µ as the system’s param-
eters, indicating that optimal tuning of these parameter
such that they coincide with those of the input I(t) is
necessary to conduct statistically optimal logical opera-
tions. However, the gate parameters may not be accu-
rately adjusted in a real situation. In order to analyze
the influence of a parameter mismatch, we introduce µ∗0
and σ∗0 to specifically represent the system’s parameters
µ and σ0 in Eq. (1), and therefore, Eq. (1) is statistically
optimal only when µ∗0 = µ and σ
∗
0 = σ0.
Figures 1(C) and S1(A) demonstrate that the Bayesian
gates can conduct logical operations under a very noisy
condition. We compare the performance of the Bayesian
gates with LSR proposed recently as a noise-immune im-
plementation of logical gates [4, 5]. LSR is defined by the
following stochastic differential equation with a double-
well potential:
dy = [−αy + βg(y) + I(t)] dt,
where g(y) = y when y∗l ≤ y ≤ y∗u, g(y) = y∗l
when y < y∗l , and g(x) = y
∗
u when y > y
∗
u. An
optimal LSR NOR gates can be implemented by set-
ting (y∗l , y
∗
u) = (−0.5, 1.3) as in [4]. In order to
evaluate the performance of Bayesian and LSR NOR
gates, we use an error rate (ER) defined as E :=
1
T
∫ T
0
|1[a(t) > ath]−G[x1(t);x2(t)]|dt, where a(t) is ei-
ther zi(t) or y(t). 1[a > ath] returns 1 when a > ath and 0
otherwise. For a(t) = zi(t), we choose ath = 1/2, whereas
we choose ath = 0 for a(t) = y(t) as in [4]. G[x1;x2] is
the output of the ideal noiseless gate with input x. If the
NOR gate is concerned, for example, G[x1;x2] returns 1
when (x1, x2) = (0, 0), and 0 otherwise. The performance
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FIG. 2: (A) Error rate E of the Bayesian NOR gate (solid
curves) and NOR LSR (dotted curve) as a function of noise
intensity of the input, σ. Thin colored curves correspond to
the error rate of NOR the Bayesian gates with different σ∗0 .
The thick blue curve represents the error rate of Bayesian
NOR gate the parameter σ∗0 of which is adjusted to be optimal
as σ∗0 = σ0. (B) Total error rate E of the Bayesian NOR gate
as a function of σ0 and σ
∗
0 . The dashed white line represents
σ0 = σ
∗
0 . The solid white curves are the contours of error
rates. (C) Error rate of the Bayesian NOR gate due to delay of
switching, ED. (D) Error rate of the Bayesian NOR gate due
to erroneous switching by input noise, EE . All the parameters
other than σ0 and σ
∗
0 are the same as those in Fig. 1.
of LSR is shown to be optimal when 0.6 < σs < 0.8, as
in Fig. 2(A). Under this optimal noise intensity for LSR,
the ERs of LSR and Bayesian gates (BGs) are compara-
tive, indicating that the performance of LSR is close to
the statistical optimal (Figs. 1(C) and 2(A)).
As shown in Figs. 2(A), S1(B), and S1(C), however,
the performance of LSR quickly degrades if the noise in-
tensity of the input, σ0, deviates from its optimal one,
whereas the BG can still conduct a reliable logical oper-
ation within a wider range of noise intensity (Fig. 2(B)).
Furthermore, the ER of the BG does not increase if σ0
is less than the gate parameter, σ∗0 . This property of
the BG means that its performance is determined by the
worst noise level that σ∗0 specifies. As long as the ac-
tual noise intensity σ0 is less than this expected worst
level σ∗0 , the gate operates robustly at the cost of a fixed
lower bound of the ER. Since information on the actual
noise level within a system may not always be available
before designing gates, the BG has a practical advantage
over the LSR gate. In general, the error stems from ei-
ther erroneous switching for constant xt or delay in the
4switching of zt when xt changes. Since the total ER
can be attributed only to the delay of switching when no
noise exists in the input as σ0 = 0, we can approximately
dissect the total ER E into the errors from the delay of
switching at the change of xt as ED = limσ0→0 E , (Fig.
2(C)) and those from the erroneous switching for con-
stant xt as EE = E − ED, (Fig. 2(D)). As clearly seen in
Fig. 2(D), EE hardly changes if σ∗0 (expected noise inten-
sity) is larger than σ0 (actual noise intensity), whereas
ED increases. Thus, the cost of choosing σ∗0 larger than
σ0 is the delay of switching, which limits the speed of
the gate. However, σ∗0 larger than σ0 works as a margin
for systematic variation of σ0, because EE increases lit-
tle provided that σ0 is less than σ
∗
0 . The same result is
obtained for Bayesian XOR and AND gates (Fig. S2).
Thus, the variation in σ0 can be compensated at the cost
of slow switching, clearly indicating a trade-off between
the computational speed and the reliability of computa-
tion [13].
Information transmission and computation are usually
separated in conventional computational architectures in
which computation is conducted under virtually noiseless
conditions (Fig. 1(B)). This usual computation with-
out noise is expected to perform better than the BGs
that conducts computation and transmission simultane-
ously in noisy conditions. However, it requires two in-
dependent channels for input transmission (Fig. 1 (B)),
whereas the BG combines them along the transmission
path for computation (Fig. 1 (A)). This observation sug-
gests that the BG may outperform the usual computation
if a noisy channel is effectively exploited for computation
with small q. In order to clarify this condition, we cal-
culated E(q) of the Bayesian NOR gate as a function of
q ∈ [0, 1], and that of the usual computation EU to ob-
tain a performance ratio defined as η := E(q)/EU . Figure
3(A) shows that the operation of the BG can be more
efficientl (η < 1) than or comparative (η < 100.1 ≈ 1.25)
to the usual computation when q is sufficiently small. In
addition, the range of q within which the BG operates
better expands as the noise intensity σ increases. The
same result is obtained for other gates (Fig. S3). This
result indicates that the operation of the BG can be effi-
cient when the noise in the channel is large, whereas the
usual computation better when the channel noise is very
small, meaning that computation over a noisy channel
may be practical when the noise cannot be small.
Since our approach is based on the general theory of
inference not on specific physical implementation, it po-
tentially has more extensions and applications than those
demonstrated here. First, we can choose arithmetic op-
erations other than addition over noisy signals U1(t) and
U2(t), which lead to different noise characteristics and
gate properties. For example, subtraction may lead to
more reliable gates than addition in principle by can-
celing out the correlated noise in U1 and U2. Second,
we can easily design noise-immune gates with more than
two inputs to conduct more complicated logical opera-
tions at the cost of the complexity of individual gates.
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FIG. 3: (A) Performance ratio η of Bayesian NOR gate as
a function of σ0 and q. White curves represent the contours
of η and the thick white curve corresponds to η = 1. The
gate parameter is set to be optimal as σ∗0 = σ0. The other
parameters are the same as those in Fig. 1(A).
Third, noise is not restricted to Gaussian white noise.
For example, an equation similar to Eq. 1 can be de-
rived for Poisson noise, which is more relevant for gate
implementations by photons or by intracellular reactions.
Since intracellular systems are known to conduct various
computations [14], the Poissonian version may help us
to understand and synthetically design intracellular in-
formation processing networks [15]. The combination of
computation over noisy signals and the design of reliable
gates by inference theory proposed in this paper is, there-
fore, sufficiently general to cover all these situations and
should be investigated further for individual situations.
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